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Abstract
Rush Hour is a children’s game that consists of a grid board, several cars that are restricted
to move either vertically or horizontally (but not both), a special target car, and a single exit on
the perimeter of the grid. The goal of the game is to 8nd a sequence of legal moves that allows
the target car to exit the grid. We consider a slightly generalized version of the game that uses
an n×n grid and assume that we can place the single exit and target car at any location we
choose on initialization of the game.
In this work, we show that deciding if the target car can legally exit the grid is PSPACE-
complete. Our constructive proof uses a lazy form of dual-rail reversible logic such that move-
ment of “output” cars can only occur if logical combinations of “input” cars can also move.
Emulating this logic only requires three types of devices (two switches and one crossover); thus,
our proof technique can be easily generalized to other games and planning problems in which
the same three primitive devices can be constructed. c© 2002 Elsevier Science B.V. All rights
reserved.
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1. Introduction
Rush Hour 1 is a children’s game (for ages 8 and above) that is played on a square
grid (see Fig. 1). The object of the game is to move cars on the grid in such a way
that a special car, the target car, is allowed to leave the grid through a single exit
located on the perimeter of the grid. Cars may occupy either 2 or 3 grid cells (de-
pending on the car size) and are restricted to move either vertically or horizontally
(depending on the initial orientation) but not both. Initial con8gurations of the game
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Fig. 1. An instance of the original Rush Hour game: (a) an initial con8guration, (b) one possible solution
con8guration. The target car is the car drawn with crosses.
usually contain a traGc jam that prohibits the target car from exiting the grid. Even
when played on a 6× 6 grid, solutions may take over 40 moves in order to free the
target car; hence, Rush Hour, while simple to play, can re@ect subtle and complicated
dependencies among the cars.
We show that a slightly generalized version of Rush Hour (GRH) is PSPACE-
complete. While this basic result is not too surprising, given the status of other motion
planning problems [19, 9, 17, 5], our proof technique may oJer a simpler method for
showing that related problems are also PSPACE-complete. Our proof works in two
steps. First, we show that GRH can emulate a lazy form of reversible dual-rail logic
via three primitive devices. Second, we show that a lazy reversible random access
machine can be built from the three primitive devices. Our units are “lazy” in the
sense that no particular car movement is ever required at any time step; however, the
only possible car movements are those that maintain logical consistency between input
and output cars. As a result, we can construct GRH circuits in such a way that the only
way to free the target car is to emulate a reversible dual-rail random access machine.
Since the three primitive devices that we construct (two types of switches and one
crossover unit) are extremely simple, one can construct similar devices within other
game and motion planning frameworks. Because of the generality of our constructive
proof, any game or motion planning problem that supports our three primitive devices
will also be PSPACE-complete.
This work is divided into 8ve sections. Section 2 describes Rush Hour in greater
detail, contains a more rigorous de8nition of GRH, and brie@y describes related work.
In Section 3, we construct our three primitive devices and build more complicated
gadgets from the primitives that are suGcient to emulate combinatorial Boolean logic.
Section 4 focuses on the problem of emulating recurrent circuitry. We show that with a
memory buJer and a simple control unit (both built from our primitive devices), GRH
is capable of emulating a general-purpose computing device and is, therefore, PSPACE-
complete. Finally, Section 5 summarizes our results and gives our conclusions.
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2. Background
Previous works on the computational complexity of motion planning have often used
elaborate proof techniques that are very speci8c to the underlying problem formula-
tions. Our goal in this work is not to merely prove the complexity status of another
motion planning problem; instead, we emphasize our proof technique, which may be
generalized into other motion planning domains. To give this work the proper context,
we 8rst de8ne our problem domain and then brie@y sample earlier related works.
2.1. Rush hour
Rush Hour, in its original form, is played on a 6× 6 grid. An initial con8guration
consists of several cars, each of which has a size that is either 2 or 3, a position that
neither overlaps with any other car nor allows any portion of the car to be outside the
grid, and an orientation that is either vertical or horizontal. Additionally, there is an
exit located near the center of the right edge of the grid from which only the target
car may move through. Cars can be moved one at a time and only into empty spaces.
Moreover, cars can never change orientation. The goal of the game is to move the cars
so that the target car may exit the grid.
Figs. 1(a) and (b) show a single instance of Rush Hour in the initial state and in the
solution state, respectively. To achieve this particular solution, seven car movements
had to be performed. Other, more complicated con8gurations may require dozens of
car movements, with some cars being forced to move back and forth multiple times in
order to free the target car.
Generalized Rush Hour (GRH) is a variant of the original game with two simple
modi8cations. First, we allow the grid size to be a rectangle of arbitrary width and
height. Second, we allow the exit for the target car to be at any location on the
perimeter of the grid.
Denition 1. A GRH instance is a tuple 〈w; h; x; y; n;C〉 such that:
• (w; h)∈N2 are the grid dimensions;
• (x; y)∈N2 are the coordinates of the exit which must lie on the perimeter of the
grid;
• n∈N is the number of non-target cars;
• C= {c0; : : : ; cn} is a set of n+1 car tuples ci = 〈xi; yi; oi; si〉, (xi; yi)∈N2 are the car
coordinates, oi ∈{N; S; E;W} is the car orientation, si ∈{2; 3} is the car size, and c0
is the target car.
Note that C must be consistent in the sense that all cars are properly contained within
the grid perimeter and that no two cars overlap.
Denition 2. A GRH solution consists of a sequence of m moves, where each move
consists of a car index, i, a direction that is consistent with the initial orientation of
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ci, and a distance. Each move, in sequence, must be consistent with itself and with
the previous con8guration prior to the move; moreover, in order to move a distance,
d, the con8guration must be consistent for all d′; 06d′6d (thus, “teleportation” over
obstacles is not allowed).
We consider two variants of GRH. The path version of GRH explicitly requires a
solution path and the decision problem version of GRH asks only if such a solution
exists. As will be shown later, the path version of the game may have a solution
description that is exponential in the input description.
2.2. Related work
The earliest PSPACE-hardness result in motion planning is due to Reif [19] who
constructively proved the result for the generalized mover’s problem. The task in this
case consists of moving a collection of linked polyhedral bodies (the object), through
a 8nite polyhedral path, and ending at a speci8c target location. Reif’s proof uses
a three-dimensional tunnel and a three-dimensional multi-armed object. The tunnel
encodes a Turing machine (TM) state transition rule set, the position of the arms
encode the content of the TM’s tape, and the position of the object relative to the
tunnel corresponds to the TM’s current state.
The Warehouseman’s Problem is very similar to Rush Hour in that both deal with
motion planning of rectangular objects. However, in the Warehouseman’s Problem, one
is allowed to rotate objects, unlike the 8xed object orientation in Rush Hour. Like Rush
Hour, the Warehouseman’s Problem, is PSPACE-complete [9]. The constructive proof
contains a reduction from the symbol transposition problem, and uses objects of many
diJerent sizes; in fact, the proof fails if all objects have the same size [17].
The generalized 15-puzzle game is also structurally similar to Rush Hour in that game
pieces are restricted to movements in a rectangular lattice (with the goal of moving
all pieces to target locations simultaneously). However, generalized 15-puzzle game
pieces are square in shape and are allowed to move both vertically and horizontally.
Deciding if a solution exists is in P, but 8nding the shortest solution is NP-complete
[18].
Finally, Sokoban is a game in which a porter moves around a rectilinear maze while
pushing barrels onto target locations. Sokoban was proved PSPACE-complete in [5],
which used an ingenious construction of a TM. Interestingly, Sokoban is inherently
irreversible because movements of the porter can render a solvable instance insolvable.
3. GRH is NP-hard
We now consider how to construct GRH con8gurations that correspond to combi-
natorial Boolean circuits (i.e., Boolean circuits without recurrent connections). In the
8rst subsection, we describe the basic idea behind all of our devices, namely, that each
device requires car con8gurations that are surrounded by a frozen core of deadlocked
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Fig. 2. A GRH block that demonstrates block tiling, simple plumbing, output gating, and input constraints:
the target car (shown with the crosses) can exit the grid only when the left trigger line opens. The two
vertical trigger lines are constrained so that only one can open at any given time; thus, the two trigger lines
can be used to encode a ternary value.
cars, and illustrate how this frozen core can be constructed. In the Section 3.2, we
de8ne three primitive GRH devices that can be combined to form more complicated
devices. In Sections 3:3 and 3:4, we show how the devices can be constructed to
emulate dual-rail logic, thus proving that GRH is NP-hard.
3.1. Inductive constraints for cells
The key to performing logic in GRH is to only allow very speci8c types of car
movements. Since GRH has no notion of a 8xed object (other than the perimeter of
the grid) we create small areas of 8xed cars by essentially building traGc jams that are
anchored to the perimeter of the grid. Let the term packed line refer to a column or
row of cars that has no spacing between cars and with all cars oriented either vertically
or horizontally, respectively. A packed line is anchored when it is impossible for any
car in the packed line to move. A constrained line is a line of cars that can shift by
at most two cells.
Anchoring a packed line can be done in several ways. Each end of the packed line
must touch two blocking obstacles that can be any combination of a perimeter wall,
another anchored line, or a constrained line. In the last case, the packed line must
touch the constrained line at a location where no possible shifts of the constrained line
can permit an end car of the packed line to escape.
Fig. 2 illustrates a simple GRH con8guration that has many properties that are in
our constructions. The con8guration consists of four anchored rooms. The gray blocks
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are all anchored because both end points touch other anchored points. The two lines
of cars in the middle are trigger lines that can be used to pass information through
the grid. In most cases, a trigger line will only need to shift by one cell in order to
pass information; in no case does a trigger line need to shift more than two cells.
Constrained rooms can be easily packed to one another in a tiled manner. The packed
rooms are guaranteed to maintain their anchoring points as long as the external an-
choring points are anchored to the perimeter wall. Hence, we can inductively conclude
that an entire grid con8guration made of constrained rooms maintains its structural
integrity as long as the assumptions concerning the external anchor points and the
external trigger lines all are ful8lled.
3.2. Primitive GRH devices
All information in our GRH constructions will ultimately be transmitted in the form
of a car having (or not having) the ability to back up one cell. Emulating non-trivial
functions in this manner requires that trigger lines be allowed to intersect (to allow for
non-planar circuits) and combined via simple switches.
3.2.1. CROSSOVER block
Figs. 3(a)–(d) show a CROSSOVER block in four states. In the 8gures, the “input”
ends of the triggers are found on the left and bottom sides of the constrained room
and the “outputs” reside on the top and right sides. The dark gray cars are anchored
while the light gray cars are only constrained. In this construction, the anchored and
constrained cars are suGcient to guarantee that the “outputs” of the trigger lines can
only be open (i.e., move in) if, and only if, the corresponding input line is also open
(i.e., pulled out). Moreover, the construction is sound in the sense that the constrained
and anchored portions cannot be disassembled through any movement of the trigger
lines.
Thus, in the CROSSOVER block, the two intersecting trigger lines behave exactly like
two independent trigger lines: an output can open only if its input is open, and an
input can close only if its output is closed. In no case does the state of one trigger
line in the CROSSOVER block interfere with the other.
3.2.2. BOTH and EITHER blocks
The two remaining building blocks perform simple switching. While the two blocks
resemble AND and OR gates, neither is suGcient to perform Boolean logic in the strictest
sense. As such, we refer to these two building blocks as a BOTH block and an EITHER
block, respectively. Figs. 4(a) and (b) show the two block types in the closed state.
The BOTH block requires that both inputs be open for the output to open. If either input
is closed, then the output must be closed. The EITHER block can open if either or both
of its inputs are open.
The validity of the BOTH block can be easily veri8ed because it is constructed entirely
with anchor and trigger lines. The validity of the EITHER block is a little more diGcult to
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Fig. 3. A CROSSOVER block in four diJerent states: (a) both closed (b) left open, bottom closed, (c) left
closed, bottom open, (d) both open. Dark gray cars are anchored and light gray cars are constrained.
verify. Note that the main section of the block (where the bulk of the trigger lines are
located) is surrounded by a core of constraining lines. These, in turn, are surrounded
by anchor lines; thus, it is clearly impossible for any of the trigger or constrained lines
to escape from the anchor lines. If it were possible for the output to open with both
inputs closed, the output trigger line would have to shift down by two cells into the
main chamber. However, due to the construction, there is simply no way for this to
happen while both inputs are closed.
Since the dimensions of the constraining rooms of all the primitive blocks are iden-
tical, and since the inputs and output triggers are located in the same position relative
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Fig. 4. (a) BOTH block and (b) EITHER block: inputs are on the left and bottom sides, outputs are on the
top. Dark gray cars are anchored and light gray cars are constrained. A SPLIT block (which duplicates a
trigger line) is equivalent to an upside-down BOTH block so that the roles of the inputs and outputs are
reversed.
to the perimeter of the constraining rooms, the primitives can be tiled together in a
meaningful manner. 2
3.2.3. Block representations and reuse
Because all of our blocks have well-de8ned inputs and outputs, and since each I=O
trigger line must assume one of the two states, each block type can be unambiguously
described by a 8nite state machine (FSA) where each FSA state contains all block
trigger states at a single instance and the FSA transitions represent legal movements
among the cars. In this FSA representation, transitions can only occur between states
that diJer by one trigger movement. Later, we use an FSA representation to show how
blocks can be used in atypical ways by mixing the roles of input and output trigger
lines.
Having our blocks be instances of a more abstract FSA representation is a key to
simplifying our proof and generalizing our result. Thus, showing that another system
supports our three basic devices is equivalent to showing that the underlying FSA is
identical.
In this spirit, we also reuse the BOTH block for the purpose of duplicating trigger
signals by reversing the roles of the inputs and output. While we refer to this device as
a SPLIT block, one can easily verify that it is equivalent to an inverted (upside-down)
2 Tromp [22] has improved our constructions by showing that basic blocks identical in function to our
own can be constructed using cars of only size two.
G.W. Flake, E.B. Baum /Theoretical Computer Science 270 (2002) 895–911 903
BOTH block by constructing the equivalent FSA and inverting the trigger states in the
FSA composite states.
3.3. GRH Logic
While it is tempting to think of the GRH states open and closed as mapping to
Boolean true and false, respectively, the act of blocking the motion of a car can
never actually trigger an event—only a non-event. With such a mapping, it would be
impossible to build an inverter gate, that is, a GRH block that only opens when its input
is closed. We get around this problem by mapping Boolean values to a pair of trigger
lines, similar to the dual-rail logic used in self-timed circuits [6]. In this framework,
one line represents true and the other false; thus, both states can potentially trigger
events in other blocks, and inversion becomes a simple matter of crossing over the
two trigger lines. However, care must be taken to properly handle non sense values
such as both lines being open or both lines being closed.
Denition 3. A trigger state, X , is denoted X+ or X− to indicate that X is opened or
closed, respectively. Thus, the superscripts + and − can be considered functions that
map trigger states to Boolean values, such that each superscript is the inverted function
of the other.
When thinking about trigger line states, it may be useful to read X+ to mean “X
is currently open or may be backed up by one cell length into the open position”.
Similarly, X− can be read as “X is currently forced into the closed state”. Thus, being
in the open state indicates the potential for movement, while being in the closed state
indicates that movement is impossible without a change in the preconditions of the
trigger line.
Denition 4. Let X ∧˙Y →Z be an operator that represents whether the output of a BOTH
block can open with the two input trigger lines X and Y . Logically, the ∧˙ operator is
described by
Z = X ∧˙Y ≡
{
Z+ if X+ ∧ Y+;
Z− if X− ∨ Y−:
We refer to ∧˙ as the BOTH operator.
Denition 5. Let X ∨˙Y →Z be an operator that represents whether the output of an
EITHER block can open with the two input trigger lines X and Y . Logically, the ∨˙
operator is described by
Z = X ∨˙Y ≡
{
Z+ if X+ ∨ Y+;
Z− if X− ∧ Y−:
We refer to ∨˙ as the EITHER operator.
904 G.W. Flake, E.B. Baum /Theoretical Computer Science 270 (2002) 895–911
Denition 6. A dual-rail state is a tuple QX = 〈XT; XF〉, where XT and XF represent the
true and false trigger lines of QX , respectively. The four possible dual-rail states are
true ≡〈X+T ; X−F 〉, false ≡〈X−T ; X+F 〉, null ≡ 〈X−T ; X−F 〉, and tautology ≡ 〈X+T ; X+F 〉.
Later, we show how tautology is always prohibited from our constructions; however,
we allow null to appear in our GRH constructions for transitions from true to false.
Denition 7. The GRH logic operators, Q∧; Q∨, and Q¬ (respectively, AND, OR, and NOT),
are de8ned as follows:
QX Q∧ QY ≡ 〈XT∧˙YT; XF∨˙YF〉;
QX Q∨ QY ≡ 〈XT∨˙YT; XF∧˙YF〉;
Q¬ QX ≡ 〈XF; XT〉:
Note that when QX and QY are restricted to values in {true, false, null}, then the GRH
logic operators implement ternary logic, a proper superset of Boolean logic.
Fig. 2 illustrates the only remaining parts needed to show that GRH is NP-hard. In
the 8gure, the two vertical trigger lines are constrained so that only one of the two can
be open (down) at any time. As a result, the trigger lines can only assume a composite
state that is consistent with ternary logic. Also shown in the 8gure is a target car that
can exit only when the left trigger line is open. In this way, one can constrain a target
car so that it can exit only if some ternary expression is satis8ed.
Theorem 1. GRH is NP-hard.
Proof. To reduce SAT to GRH, we build a GRH con8guration that implements a SAT
expression, E, with the GRH logic operators from De8nition 7. For every variable in
the SAT expression, a corresponding GRH input pair is used, as shown in Fig. 2,
which restricts the input values to legal ternary states. The output true trigger line of
the GRH con8guration output restricts the single target car.
In order for the target car to escape the GRH grid, GRH con8guration must be able
to open the true trigger line of the output. Since this can only happen when the inputs
of the GRH con8guration assume states that correspond to satisfying values for E, the
target car can be freed if and only if a satisfying set of variable assignments exists
for E.
4. GRH is PSPACE-complete
We now turn our attention to the more interesting question of how to emulate arbi-
trary recurrent circuits within GRH. We introduce a lazy reversible dual-rail machine
(LRD) that is capable of emulating a 8nite memory random access machine (RAM)
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Fig. 5. A LRD machine emulates a reversible random access machine: the memory contents of the machine
are contained within the trigger lines that pass through the buJers. The controller can produce signals that
force the computation forwards or backwards.
and, hence, an irreversible linear bounded TM. While we build the LRD machine
from GRH parts, we emphasize that our results apply to any problem domain that
can emulate the CROSSOVER, BOTH and EITHER blocks. As a result, our construction of an
LRD machine is actually a meta-construction, despite the fact that we illustrate speci8c
components with GRH parts.
First, we give a general overview for how the LRD machine works. Afterwards,
we examine the individual components of the LRD machine, which is followed by
a brief example of a counter device implemented as an LRD machine. We conclude
this section by con8rming that our construction satis8es all of the requirements for
PSPACE-completeness.
4.1. LRD machine
Fig. 5 shows a rough sketch of the LRD machine, which basically emulates a 8nite
memory RAM in a reversible manner. The @ow of information is shown by the bold
trigger path on the perimeter of Fig. 5. This path represents a 8xed but very large
number of trigger line pairs. In forward operation, the LRD machine calculates a next
state (via the reversible logic) and propagates the next state clockwise, through the
buJers, and ultimately back to the input side of the reversible logic.
At any given instant, the @ow of information can be reversed so that the compu-
tation reverses, proceeding backwards (i.e., counter-clockwise). The direction of the
computation is determined by the controller, which is explained in greater detail in the
next subsection.
The buJers simply pass information. When the control signal into a buJer is as-
serted, the buJer’s behavior is indistinguishable from a plain trigger line, that is, the
buJer can only output values that are consistent with the inputs. By “consistent” we
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Fig. 6. FSA representation of the controller: the symbols “+” and “−” correspond to a control signal being
asserted or negated, respectively. By design of the controller, at least one control signal must be asserted
at all times, and bold lines represent possible transitions. By design of the reversible logic, the middle state
“+++” is explicitly prohibited. Thus, the controller can only move (within the 8nite state diagram) clockwise
or counter-clockwise along the perimeter, which corresponds to driving the reversible logic forwards or
backwards.
mean that the output is either identical to the input or it is null, and never equal to
tautology.
When the control signal is not asserted in a buJer, then a buJer’s input and output
may diJer; however, both inputs and outputs are prohibited from assuming the tautol-
ogy state. When a buJer’s control signal is reasserted while a buJer’s input and output
diJer, either the input or the output must change state (becoming identical) in order
for the control signal assertion to complete. Otherwise, the control signal cannot be
asserted and the computation in the LRD machine must stop.
In physical systems like Rush Hour, unbuJered recurrent circuits can give rise to
circular dependencies that would not be present in the equivalent electrical circuit. This
phenomenon happens because inputs may not be able to close until dependent outputs
close 8rst. For this reason, we need the buJer in our construction to allow for motion
in the recurrent circuit that is not jammed due to circular dependencies. In this way,
the combined buJer and controller allow for state transitions in a precise way.
4.2. Special devices
4.2.1. Controller
The controller in the LRD machine is actually just an EITHER block used so that
all three triggers are treated as the control input signals to the buJers. Referring back
to Fig. 4b, note that at all times the EITHER block must have at least one trigger line
pulled away from the block; in other words, it is impossible for all three triggers to
be pulled into the block (inputs closed, with output open). As a result, the legal states
of the controller are constrained to obey the 8nite state diagram shown in Fig. 6.
A deterministic reversible machine that is capable of emulating a linear bounded
TM has the property that all con8gurations (the machine state and content of the
tape) have at most one predecessor state and one successor state. Moreover, the initial
and halting states can be made to have no legal predecessor and successor states,
respectively. As a result, the 8nite state description of such a machine resembles a linear
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Fig. 7. A GRH buJer unit. The two BOTH blocks in the top-half share an input trigger line such that only
one of X ′T or X
′
F can be open at a given time. When the control signal, C, is closed (asserted, or moved
inside of the block), then the inputs and outputs can only assume the same non-null values. When C is open,
the inputs and outputs may diJer. The SPLIT device (shown as a black circle) is actually an upside-both
BOTH block.
chain of states, with each non-terminal state having exactly one predecessor and one
successor.
Looking back at the control unit, if all control lines were to be simultaneously
asserted (i.e., the controller is in the “+++” state), then the LRD machine would have all
of its memory trigger lines (in positions s0; s1; s2, and s3) in identical states. However,
assuming that the reversible logic is constructed so that the initial state has no legal
predecessor state and that the 8nal state has no legal successor state, it is impossible
for the controller to be in the “+++” state. For the controller to be in this state, the logic
would have to be irreversible. We assume, by construction, that the logic in the LRD
machine is reversible.
Because of these properties, the EITHER block works as a reversible timer since it
always forces one of the buJers to be asserted (with its inputs and output identical).
Moreover, referring back to Fig. 6, since the center state “+++” cannot be realized,
the controller itself exists in a simple state loop such that movement in a clockwise
direction drives the LRD machine into forward logic, and movement in a counter-
clockwise direction drives the LRD machine into reverse logic.
4.2.2. Bu;er
A buJer unit from Fig. 5 is schematically shown in Fig. 7. Each of the three main
buJers in Fig. 5 contains as many buJer units as there are bits in the memory of the
LRD machine, and within one of the main buJers each individual buJer unit receives
the exact same control signal via multiple SPLIT blocks. Thus, the control signal to a
main buJer cannot be asserted until all sub-control signals are asserted in the individual
buJer units.
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Table 1
Information and control @ow in a simple counter circuit
Step s0 s1 s2 s3 c0 c1 c2
1 0 1 1 0 + + -
2 0 1 1 0 - + -
3 0 1 1 1 - + -
4 0 1 1 1 - + +
5 0 1 1 1 - - +
6 1 2 1 1 - - +
7 1 2 1 1 + - +
8 1 2 1 1 + - -
9 1 2 2 1 + - -
10 1 2 2 1 + + -
The buJers allow for discrepancies to exist between its inputs and outputs. Tem-
porarily allowing such discrepancies is the only way for information to be propagated
around the LRD machine. The buJer unit has a hidden state contained in the interior
trigger lines between the EITHER and BOTH blocks. When the control line is negated,
the hidden state may assume any value, including tautology. However, the two BOTH
blocks only allow ternary values to escape through the buJer unit outputs. Since the
two BOTH blocks share an input trigger, only one of the two output triggers can be
opened at any time; thus, only legal values can escape from the buJer unit’s output.
When the control signal is asserted, the hidden states of the buJer unit must be
identical to the inputs. Therefore, the outputs of the buJer must be equal to the inputs
or equal to null.
4.2.3. Reversible logic
The reversible logic core in Fig. 5 is similar to the combinatorial logic explored
in Section 3. Since the logical core of the LRD machine eJectively emulates an irre-
versible device, it must be built from reversible gates [20, 21] and use internal book-
keeping [11, 1] to insure that the entire computation can be reversed at any instant.
While we omit these details to simplify the presentation, we note that this form of
emulation has been well-established in the literature [12, 4, 14, 13, 8], and that the time
and space bounds for emulation of an irreversible machine by a reversible machine
can be done in time and space that is polynomial in the original requirements [2], or
in linear space at the expense of having an exponential slowdown [10].
4.2.4. Counter circuit example
To better explain how the logical core interacts with the rest of the LRD machine
components, consider Table 1 which illustrates how a simple counter circuit would
increment its internal state. In the table, the states of the four sets of trigger lines are
shown along with the transitions that occur in the control signals.
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At step 2, c0 is negated. Note that with c1 still asserted, s1 and s2 must be equal.
Furthermore, s0 is also locked in place because it cannot assume a value which con@icts
with s1. (Since the logic implements a counter, s1 = s0 + 1 will always be true.) As
a result, the only memory state that can change is s3. Conceivably, s3 could assume
any set of ternary values; however, only a value of 1 will allow c2 to be asserted at
step 4.
At step 5, c1 is negated, which allows s0 and s1 to assume the values of 1 and 2,
respectively. The information continues to @ow clockwise, until at step 10 the LRD
machine is identical to its initial state except that the memory contents have been
incremented.
Clearly, the control signals could have been reversed at any instance, forcing the
LRD machine to also reverse. However, the only way for a halting state to be realized
is for the entire computation to be emulated by the LRD machine. Interestingly, the fact
that a GRH con8guration can only be solved by emulating a counter-circuit implies that
the output description of a GRH solution can be exponential in the problem instance
size.
Theorem 2. GRH is PSPACE-complete.
Proof. By construction of the LRD machine, deciding GRH is equivalent to emulating
a general purpose computing device with 8nite memory. Due to the space results
of emulating irreversible TM with reversible TM [2, 10], an LRD machine can be
constructed so that the space requirements are quadratic in the input description (due
to the planar construction). Moreover, since GRH and emulating an LRD machine are
clearly in PSPACE, GRH is PSPACE-complete.
5. Conclusions
We have shown that Generalized Rush Hour can express logical expressions in such
a way that empty spaces in the GRH con8guration can only propagate through the grid
space if cars emulate the exact form of information @ow that must occur in Boolean
logic. Mapping arbitrary Boolean expressions into GRH con8gurations is a relatively
simple task, and from this result we can conclude that GRH is NP-hard.
We have extended this result to show that GRH can emulate recurrent logic as well.
Due to the explicit reversibility of all actions in GRH, we were required to examine
the properties of reversible logic in order to show that GRH can emulate a general
purpose computing device. Nevertheless, the emulation can be performed in time and
space that is polynomial in the size of the device being emulated.
While this complexity result is not especially surprising given other well-known
complexity results, we believe our proof technique to be of interest in its own right.
In particular, by abstracting the emulation to the lazy reversible dual-rail machine, our
proof should be applicable to any game or motion planning problem in which the three
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basic devices (the CROSSOVER, EITHER, and BOTH blocks) can be emulated. For example,
the PSPACE-completeness of the Warehouseman’s Problem [9] is easily retrieved from
our results.
While several other games are known to be PSPACE-complete, GRH is the simplest
game that we know of that has this property. In particular, we note that GRH has no
special purpose hardware built into it (such as switches, 8xed objects, gates, timers,
etc.). Moreover, the rules of the game are exceptionally simple and are clearly real-
izable in the classical world of physics (i.e., there is no “teleportation” of objects, or
“transmutation” of pieces from one color to another, etc.).
We also note that GRH closely resembles other physically realizable reversible mod-
els of computation [7, 16, 3], especially the rod logic of [15]. GRH, or some variation
of it, may actually be realizable as a physical system because none of our cars need
move by more than four cells; thus, our results may provide additional motivation for
studying reversible systems that can be built with nanotechnology.
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